

11/09/00

A

Practitioner's Docket No. RPS920000077US1

Customer No.: 25299

PATENT

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Box Patent Application Assistant Commissioner for Patents Washington, D.C. 20231



#### **NEW APPLICATION TRANSMITTAL**

Transmitted herewith for filing is the patent application of

Inventor(s):

Roger Kenneth Abrams

For (title):

SYSTEM AND METHOD FOR PREVENTION OF BUFFER OVERFLOW

**INTRUSIONS** 

## 1. Type of Application

### CERTIFICATION UNDER 37 C.F.R. sections 1.8(a) and 1.10\*

(When using Express Mail, the Express Mail label number is mandatory; Express Mail certification is optional.)

I hereby certify that, on the date shown below, this correspondence is being:

#### **MAILING**

deposited with the United States Postal Service in an envelope addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

37 C.F.R. section 1.8(a)

37 C.F.R. section 1.10\*

 $\square$  with sufficient postage as first class mail.

X

as "Express Mail Post Office to Address" Mailing Label No. <u>EJ207756280US</u> (mandatory)

## TRANSMISSION

□ transmitted by facsimile to the Patent and Trademark Office.

Date: 11/6/2000

Signature

Amirah Scarborough

(type or print name of person certifying)

This transmittal is for an original (nonprovisional) application.

## 2. Papers Enclosed

Required for filing date under 37 C.F.R. 1.53(b) (Regular) or 37 C.F.R. 1.153 (Design) Application

- 18 Page(s) of Specification
- 8 Page(s) of Claims
- 7 Sheet(s) of Drawing(s)--Formal
- 2 Page(s) of declaration and power of attorney
- 1 Page(s) of abstract

## 3. Additional Papers Enclosed

Information Disclosure Statement (37 C.F.R. 1.98) Form PTO-1449 (PTO/SB/08A and 08B)

## 4. Assignment

An assignment of the invention to International Business Machines Corporation is attached. A separate "COVER SHEET FOR ASSIGNMENT (DOCUMENT) ACCOMPANYING NEW PATENT APPLICATION"

## 8. Fee Calculation (37 C.F.R. section 1.16)

Regular Application

CLAIMS AS FILED					
Claims	Number Filed	Basic Fee Allowance	Number Extra	Rate	Basic Fee 37 CFR 1.16(a) \$710.00
Total Claims (37 CFR 1.16(c	)) 25	- 20 =	5 x	\$18.00	\$90.00
Independent Claims (37 CFR 1.16(b)	3	- 3 =	0 x	\$80.00	\$0.00
Multiple Dependent Claim(s), if any (37 CFR 1.16(d)	-		+	\$260.00	\$0.00

## 9. Fee Payment Being Made at This Time

**Enclosed** 

Filing Fee

\$800.00

Recording assignment (\$40; 37 C.F.R. section 1.21(h)) (See attached "COVER SHEET FOR ASSIGNMENT ACCOMPANYING NEW APPLICATION".)

\$40.00

#### **Total Fees Enclosed**

\$840.00

## 10. Method of Payment of Fees

Charge Account No. 09-1990 in the amount of **\$840.00** A duplicate of this transmittal is attached.

## 11. Authorization to Charge Additional Fees

The Commissioner is hereby authorized to charge the following additional fees by this paper and during the entire pendency of this application to Account No. 09-1990.

37 C.F.R. section 1.16(a), (f) or (g) (filing fees)

## 12. Instructions as to Overpayment

Credit Account No. 09-1990.

Data.

John D Flynn

Registration No. 35,137

IBM Corporation/IPLaw

Dept. 9CCA/002-2 P. O. Box 12195

Research Triangle Park, NC 27709

919-543-4710

Customer No. 25299

10

## SYSTEM AND METHOD FOR PREVENTION OF BUFFER OVERFLOW INTRUSIONS

### **TECHNICAL FIELD**

The instant invention relates in general to a system and method for preventing buffer overflow infiltration in a stack-based data processing system operating environment. More specifically, the instant invention is a system and method for adding a user-accessible interface that will limit the execute on stack capability on a per-process basis.

### **BACKGROUND INFORMATION**

The increase in connectivity between computers has led to a proliferation of interface data processing and computing devices in a large network, commonly referred to as the "Internet." The interconnection of the large number of resources has had many benefits, key among them the ability to share resources between a number of remotely-located processing machines.

Key among the disadvantages of such wide-area networked schema, however, are the security issues raised by the increased access of computing devices to the entire membership of the Internet. As the Internet grows, access for the membership of the Internet becomes increasingly synonymous with access for the public at large.

In answer to this reality, many popular security measures have been instituted on data processing machines throughout the Internet. These security measures range from the very simple (e.g., requiring a user name and password as a precondition for access to a machine) to the complex (e.g., construction of sophisticated firewalls which limit

20

5

15

20

25

access to certain machines from certain addresses and through certain ports). As the number of different security systems has increased, so have the opportunities for rogue users to attempt to access remote systems improperly. These attempts, commonly called "hacking," give rise to the need to design more sophisticated security systems to meet and defeat these attacks.

One of the most common methods for compromising the security of a data processing machine in a networked environment is called a buffer overflow attack.

Buffer overflow attacks may be perpetrated against a remote machine which accepts user commands and data remotely, called the "server". The server receives the commands and data from a user's machine, called a "client". Upon receipt, the server may store the commands and/or data received from the client in a temporary memory location, called the buffer. In most server operating and memory management systems, the buffers made available for storing commands and data received from a client are within a data structure called the "stack".

The stack is a contiguous block of logical memory space which is made available to an application or process for the storage of data. The data stored by an application or process within the stack may comprise local variable, definitions and values, the definitions and values of parameters passed to the application or process, a return address or instructions, as well as temporary buffers.

Attacking users, called "hackers", may attempt to use the fact that all these data items are stored within a contiguous memory structure to their advantage in infiltrating the security measures of an application or process. A hacker wishing to infiltrate such a system may send a block of data from a client to the server where the data is longer than the application or process is expecting. The server for the application or process stores the data within the buffer on the stack. However, the server places the data in a

5

15

20

25

buffer sized to receive a normal data block. The result is that the data is written past the end of the buffer. On a server machine having a stack architecture, this overflow results in the portion of the stack holding the application or process' other data, being overwritten. Notably, the return address for the application or process may be some of the very data that is overwritten. A clever hacker can design such a buffer overflow so that a processee's return address is overwritten with a reference to programming code placed in the buffer or an overwritten portion of the stack.

In such a case, when the process owning the stack ceases execution and attempts to return to a calling application or process, the return address it executes causes an infiltrator's code to execute instead. The infiltrating code may create new user IDs with superuser authority, delete files, copy files, or provide other security breaches to the benefit of the hacker.

Once the system is compromised in this manner, a hacker may fully compromise the system, removing suspicious entries from logging files and modifying programs to introduce very sophisticated subversive access routes (called "back doors"), resulting in a fully compromised system.

What is needed is a system and method for improved security on data processing archives to prevent these types of buffer overflow attacks. Such a system and method must provide the flexibility of access to authorized users of the server machine while denying hackers the ability to place inappropriate return addresses and executable code on the process stack. What is also needed is a system and method which performs these tasks so that undue overhead and expense in processor time and memory. Several authors in the art have suggested placing a checking variable adjacent to the return address within the stack in order to thwart these attacks. The checking variable, called a "canary," can be checked prior to any return address call in order to ensure that the

stack has not been overwritten. If the stack has been overwritten, the value of the canary will be changed and execution of the application may be aborted before an inappropriate return call is made.

The deficiency in the canary approach is that it adds excessive instructions to verify the canary upon each return address call. Accordingly, what is needed is a mechanism to prevent buffer overflow attacks which does not cause such an increase in processing time.

SUMMARY OF THE INVENTION

The present invention addresses the foregoing needs by providing a system and method for protecting stacks against buffer overflow attacks. The invention takes advantage of Application Programming Interfaces ("APIs") of modern applications to create a new form of adaptation to prevent the execution of rogue programming code introduced during a buffer overflow attack.

The invention comprises the addition of a user-space accessible API to the memory management reuters that can change the "execute-on-stack" capability of the memory model on a per-process basis. Accordingly, a process that begins which is known to be subject to these kinds of buffer overflow attacks can call the API indicating to the underlying operating system and memory manager that the application is disallowing any execute-on-stack capability for itself. The memory manager or operating system records this fact in the process structure. The operating system and/or memory manager can mark the process stack structure accordingly.

When the memory manager or the operating system receives a page fault and attempts to allocate a new page of memory, it looks to the process structure for the current process to determine if execute on stack capability is TRUE or FALSE. If the process has not called the API to disable execute on stack, then the execute on stack capability will be TRUE, and execution and memory allocation proceeds in a normal fashion. No additional overhead is used.

If, on the other hand, the process has called the API causing the execute-on-stack flag to be set to FALSE, the memory manager will execute a routine in accordance with the present invention to determine whether the page to be allocated is a stack page. If the page is to be a stack, the memory manager resets the bit in the pagetable that permits execute privileges for that page. If a hacker attacks with a buffer overflow attack and the

10

5

15

20

process executes its return instruction, attempts to execute code from the corrupted stack area will immediately be prohibited by the hardware. The hardware will trigger an interrupt that causes the process to be killed without executing any of the hacker's code.

The foregoing outlines broadly the features and technical advantages of the present invention in order that the detailed description of the invention that follows may be better understood. Additional features, advantages, and a preferred embodiment of the invention will be described hereinafter, which form the subject of the claims of the invention.

## BRIEF DESCRIPTION OF THE DRAWINGS

For a more complete understanding of the present invention, and the advantages thereof, reference is now made to the following descriptions, taken in conjunction with the accompanying drawings, in which:

5

- Fig. 1 is a block diagram of a data processing system in accordance with the present invention.
  - Fig. 2 is a diagram of a memory configuration used in a data processing system;
  - Fig. 3 is a block diagram of a stack structure demonstrating an uncorrupted state;

Fig. 4 is a block diagram of a stack structure demonstrating data (XDDDD) stored within the buffer of the stack;

10

- Fig. 5 is a block diagram of a stack structure showing data (XDDDD) and hacker code (XCCCC) stored within the stack;
- Fig. 6 is a block diagram of a stack structure demonstrating complete infiltration of the structure by a buffer overflow attack;

- Fig. 7 is a flowchart in accordance with ANSI/ISO Standard 5807-1985 depicting the operation of the invention when a procedure call is initiated; and
- Fig. 8 is a flowchart in accordance with ANSI/ISO Standard 5807-1985 depicting the operation of the invention when a page fault is triggered.

5

15

20

## DETAILED DESCRIPTION OF THE INVENTION

In the following description, numerous specific details are set forth such as computer applications, operating systems, programming languages, data structures, microprocessors, network systems, communications systems, bus systems, protocols, input/output (I/O) systems, etc., to provide a thorough understanding of the invention. However, it will be obvious to those skilled in the art that the present invention may be practiced without such specific details. In other instances, well-known applications, operating systems, network systems, protocols, data structures, equipment, and I/O systems have been shown in block diagram form in order to not obscure the present invention in unnecessary detail. For the most part, details concerning timing considerations, specific applications used, specific languages used, specific operating systems used, specific data formats used, and the like have been omitted inasmuch as these details are not necessary to obtain a complete understanding of the present invention and are well within the skills of persons of ordinary skill in the art.

It should be understood that, in the context of this disclosure, a "server" or a "server machine" or the like is a reference to a data processing system which executes a server program. A server program is one which responds to requests from a client machine received from a network connection. In fact, the data processing system that acts as a server may also run other programs, including programs which interact with the server program within the instant invented system. Likewise, a "client" is a data processing system which runs a client program and may run other programs, including a server program. Accordingly, it is possible, although those skilled in the art will appreciate it may not be practical in many instances, for a single data processing system to act as server and client simultaneously.

e

5

10

15

20

Those skilled in the art will also appreciate that, throughout this specification, the terms "data processing system", "machine" and "computer" are used interchangeably, each having the meaning of a data processing system in its broadest sense.

## HARDWARE ENVIRONMENT

A hardware environment for practicing the present invention and its components as depicted with reference to Fig. 1 which illustrates a hardware configuration of a data processing system 113 in accordance with the subject invention. The data processing system 113 includes a central processing unit ("CPU") 110, such as a conventional microprocessor, and a number of other units interconnected via a system bus 112. The data processing system 113 includes a random access memory ("RAM") 214 and a read-only memory ("ROM") 116. Also included are an I/O adapter 118 for connecting peripheral devices, such as disks units 120 and tape drives 140 to the bus 112; a user interface adapter 122 for connecting a keyboard 124, a mouse 126 and/or other user interface devices such as a touch-screen device (not shown) to the bus 112; a communications adapter 134 for connecting the data processing system 113 to a data processing network 142; and a display adapter 136 for connecting the bus 112 to a display device 138. CPU 110 may include other circuitry not shown herein, which will include circuitry found within a microprocessor, e.g., execution unit, bus interface unit, arithmetic logic unit ("ALU"), etc. The CPU 110 may also reside on a single integrated circuit ("IC").

circuit ("IC

Those skilled in the art will appreciate that the representative hardware environment depicted in Fig. 1 may be suitable not only to execute the server processes and methods described in this disclosure, but also to execute networked functions such as routing and communication serving and the like, which may be necessary for the

proper and efficient operation of the underlying network environments. It should also be noted that these routing and communication serving operations may be performed in accordance with the instant invention to provide enhanced security to the network system.

5

## MEMORY MAPPING

10

15

20

The RAM 114 included within a data processing system 113 is organized as an ordered set of registers as depicted in Fig. 2. The registers 204 of the RAM 202 are numbered 0 through  $2^X$  minus 1, where X is the address length of the RAM 202 addressing system. While the RAM 202 is, at least logically, a contiguous string of registers, it is often convenient, as those skilled in the art will appreciate, to view this one-dimensional array of memory elements as if it were partitioned into smaller sub-memories, called "pages" 206. Those familiar with the art will recognize that, depending upon the specific hardware and operating systems involved, pages 206 may also be called "banks", "blocks", or "segments". The pages 206 into which the physical RAM 202 is divided are logical partitions and may or may not have a direct relationship to the physical structure of the RAM 202 within the data processing system.

It will also be appreciated that the size of the logical partitions 206 may vary, depending upon the specific data processing system involved. However, due to addressing considerations within the binary environment, the partition 206 size is generally equal to a perfect power of two number of registers 204.

It is common within the art to view RAM 202 as partitioned into pages 206 in order to allocate different pages 206 of memory for different purposes. For example, each computer program or process executing on a data processing system may be assigned one or more separate pages 206 of RAM 202. Each of the pages 206 of memory

10 mg proj. 10 mg

5

15

20

may be allocated to hold various and different data patterns. One page 206 may be allocated to store the process code which the CPU will execute. Another register may contain an execution stack for use by a process. Other registers may be allocated to data. Other pages may be used solely as caches or buffers.

The allocation and use of the pages 206 of memory within the RAM 202 may be managed by a computer program. Such management functions may be incorporated into the operating system of the data processing system, may be a function of an add-on to an operating system, or may be managed in a stand-alone program, such as a terminate-and-stay resident ("TSR") memory management program. Such memory management program does not only control which pages 206 of memory are addressed under various conditions. It may perform additional functions. For example, the memory manager may have the ability to indicate when a non-existent memory area is addressed, such as in the case where a portion of the RAM is not physically populated with memory chips. Also, the memory manager may have the ability to flag whether data within a certain memory page is executable by the CPU. Similarly, the memory manager may track the different types of data stored within the page.

The memory manager may also provide additional critical functions, such as the allocation and reclamation of memory pages. When a memory page gets full, a page fault is triggered and the memory manager is called to allocate an additional page of memory. Similarly, when a page of memory is no longer needed by an application or to store data, that page may be returned to the memory manager for reallocation at a later time.

The use of the memory manager and memory pages as a means to allocate and deallocate memory space provides flexibility of the memory space. However, the overhead created by the memory manager, particularly when it performs special

10

15

20

functions, such as checking for memory page executability, can cause increase load on the CPU and draining critical system resources.

## ANATOMY OF A BUFFER OVERFLOW ATTACK

A buffer overflow attack is described in detail with reference to Fig. 3. Fig. 3 depicts a page of memory dedicated to an execution stack 302 for a procedure 302. Each memory location within the stack 302 has associated with it an address 304, 310, 316, 322. Locations within the stack 302 may be referenced by calling or referring to an offset address 304, 310, 316, 322 which is relative to the bottom of the stack 102. Accordingly, the bottom of the stack 304 begins at offset address 0000.

Each memory location also has associated with it a value 308, 314, 320, 326. While descriptions 306, 312, 318, 324 are also shown on Fig. 3, those skilled in the art will appreciate that the descriptions shown are for annotations only and do not actually appear within the memory model. The descriptions for illustration annotate the stack 302 as it is used by a processes running on a network server system. Other stack configurations may be used, all falling within the present invention. The bottom of the stack, beginning with offset 0000 304 is used to store parameters passed 306 to the process from other applications. As depicted on Fig. 3, those values 308 may be FFFF, but those skilled in the art will readily appreciate that passed parameters 306 may have meanings beyond such generic hexadecimal values.

Next on the stack, at an address, represented by the value R 310 is the return address 312. This return address 312 represents the address in memory where the CPU will return execution once the process controlling the stack terminates execution. For example, the value of the return address 312 may be the value 314 1234.

Next on the stack 302, beginning at address 316 R+2 are the local variables 318. While the local variables 318 will have values 320 which are used by the application locally, for purposes of the illustration in Fig. 3 those values are each set to 1111.

Also present on the stack 302 at an address 322 denoted by B is the buffer 324. The buffer shown in Fig. 3 occupies two address locations and is filled with the values 326 0000, for illustration.

The buffer 324 is used to store temporary data, such as transmission data passing through a server process. Such data is written into the buffer in the direction indicated by the arrow 328.

Fig. 4 demonstrates a stack 402 where the buffer 424 has been filled with data 426 represented by DDDD for the purposes of illustration. When data, the size of which is the size of the buffer 424 or less, is entered into the stack 402, there is no problem and no intrusion takes place. The process functions normally and returns control to its calling program normally.

An example of buffer overflow is demonstrated with reference to Fig. 5. Fig. 5 demonstrates a stack 502 having a buffer 504 at addresses B through B-2 522. However, in this instance, the size of the data value in 526 has exceeded the size of the buffer 524 such that the balance of the data has infringed on the local variables 518 in the address space 516; they have been overwritten with new values 520. For purposes of illustration, the values in Fig. 5 are CCCC. Thus, a user, by submitting to the process data 526 of a size larger than that allocated to the buffer 524 has overwritten the data values 520 for the local variables 518 within the stack 502.

An accomplished buffer overflow intrusion is demonstrated with reference to Fig. 6. Fig. 6 depicts a stack 602 having a buffer 624 filled with data values 626. The data values 626 have exceeded the limits of the buffer 624 and have overwritten the local

10

5

15

20

10

15

20

25

variable 618 value space at 620. Additionally, the user has introduced an additional element of data which is stored in the next memory location as indicated by the arrow 628. That memory address is at address R 610, where the return address 612 is normally stored. Accordingly, rather than 1234 being stored as the value in location 614, the value 614 has been overwritten with the address R+2.

A stack buffer overflow intrusion is accomplished by replacing the return address 612 with the address of a location within the local variables 618. If a user fills the local variable 618 memory space with data value 620 which represents the executable code (xCCCC), when execution of the application finishes, the return address 612 is referenced at address offset R 610. The CPU introduces the value 614 into the CPU pointer register, causing execution to begin at address R+2 616. Address R+2 616 corresponds to the local variable portion of the stack 602 which was overwritten with the code data (xCCCC) 620. Accordingly, the code data 620 executes.

Through this series of steps, an intruder is able to insert his own code 620 and execute the code from within the stack 602.

This kind of buffer overflow attack is completely dependent on the ability to execute machine instructions that reside in the memory belonging to the stack. While the memory management hardware makes it possible to disallow this execution, several major operating systems and memory management softwares do not utilize this feature. For example, Linux, Solaris, and Windows NT are three popular operating systems (which incorporate memory managers) which do not take advantage of this feature. One reason why these programs do not take advantage of the ability to prohibit execution of programs on the stack is that there are limited circumstances where certain programs might want to dynamically build a small block of code on the stack and execute it. Additionally, there are some performance issues indicated when the memory

10

15

20

management software or hardware must examine every page fault (which triggers allocation of another memory page) to determine if the memory page to be allocated is a stack page.

The instant invention adds a user-space accessible API to the memory management model. The API can change the execute-on-stack capability on a per process basis. Accordingly, when a process running on the server is of a type that is subject to these kinds of buffer overflow attacks (such as the FTP daemon) the process can call the API with the parameter indicating to the underlying operating system or memory manager that the process is choosing to disallow all execute-on-stack capability for its memory space. The operating system or memory manager marks flags in the process structure accordingly.

When the memory manager receives a page fault and attempts to allocate a new page to an application, it examines the process structure for the current process. If the execute on stack capability is TRUE (the default), it proceeds in a normal fashion without modification. No additional overhead is used. If, on the other hand, the memory manager examines the process structure and determines that execute-on-stack capability is FALSE, the memory manager performs the extra processes necessary to determine whether the page being allocated is to be allocated as a stack page. If the page is to be a stack page, the memory manager removes the bit in the page table that permits execute privileges for that page.

When an infiltrator attacks with a buffer overflow and the process owning the stack executes it return instruction, the fact that execute privileges for the page have been denied causes a hardware interrupt which results in the process being killed without executing any of the infiltrator's code. With many perpetually-running services, the init process can then rerun the application so that subsequent users are not impeded by the

10

15

20

25

results of the potential attack. Those skilled in the art will recognize that the init process is unique to the Unix environment, however similar processes exist or can be mimicked in other systems so that the present invention may be applied to a wide-variety of operating systems.

The methodology of the instant invention is demonstrated with reference to Fig. 7. The method begins 702 with the precondition of a calling application and an API in conformity with the current invention.

The method begins with a call 704 to a subject process from a parent application. Immediately upon call, a determination is made as to whether the process called is susceptible 706 to buffer overflow attacks. If that determination is in the negative, then the process allocates the stack 710. If, however, the process is found to be susceptible, the process calls the API of the subject invention 708. The API makes reference to the process structure 716 and sets flags within the process structure to indicate that execute on stack privileges for memory pages allocated for the stack of the instant process should be limited. Execution then continues with the process allocating a stack 710.

Under either event, the subject process executes **712**. The process method ends **714** without particular post-condition.

The methodology followed under the instant invention to allocate additional memory pages is depicted with reference to Fig. 8. In most cases, the process depicted in Fig. 8 will occur during the execution of the underlying process (712 in Fig 7). Accordingly, the methodology for allocating memory begins 802 with the precondition of a process executing which has been evaluated according to the methodology described in Fig. 7. The methodology waits 804 for a page fault. Upon page fault 804, the instant invention allocates a memory page 806 for use by the subject process. A determination is then made as to whether the process is susceptible 808 to buffer overflow attacks. This

10

15

20

25

determination is made with reference to the process structure 810 which is the same process structure previously written (Fig. 7 at 716). If the process is not susceptible, execution proceeds to the end and the memory allocation process is finished.

If, however, the subject process is susceptible to buffer overflow attacks, the memory management methodology proceeds to determine **812** whether the memory page allocated will be used for a stack by the subject process. If the subject process is not using the allocated memory as a stack, execution terminates **816**.

If, however, the page to be allocated is to be used for stack space by the subject process, the memory management methodology resets the execute privileges bit on the page table for the page 814. Execution then terminates 816. Upon termination, 816 a memory page has been allocated to the subject process and, if the memory page is a stack of a susceptible program, the execute privileges for that page have been revoked.

Those skilled in the art will appreciate that when a memory page is allocated 806 the execute privileges bit for the page is set by default. Accordingly, only those memory pages which are allocated by a susceptible process to a stack configuration are denied execute privileges.

The instant invention has many distinct advantages over the prior art memory allocation system and buffer overflow attack detection and handling systems. These advantages will be readily apparent to those skilled in the art, but include the fact that the instant process does not drain system resources by making evaluations of every process running on a system. Rather, only the processes which are susceptible to buffer overflow attacks are maintained under the instant process. Additionally, the instant method and system does not require execute privileges to be denied for those applications that take advantage of the ability to execute small portions of code on the stack. Also, the instant system and method protects against buffer overflow attacks in a more secure way, as it

does not depend upon a canary test value within the stack to determine if the stack has been overwritten. Rather, all execution on the stack for at-risk processes is revoked.

As to the manner of operation and use of the present invention, the same is made apparent from the foregoing discussion. With respect to the above-description, it is to be realized that although embodiments of specific operating systems, memory structures, hardware, representations, databases, and languages may be disclosed, those enabling embodiments are merely illustrative and the optimum relationships for the parts of the invention are to include variations in composition, form, protocol, function, and manner of operation, which are deemed readily apparent to one skilled in the art in view of this disclosure. All relevant relationships to those illustrated in the drawings and this specification are intended to be encompassed by the present invention.

Therefore, as the foregoing is considered as illustrative of the principles of the invention, numerous modifications will readily occur to those skilled in the art. It is not desired to limit the invention to the exact construction and operation shown or described. All suitable modifications and equivalents may be resorted to, falling within the scope of the invention.

15

10

RPS9-2000-0077US1 PATENT

## WHAT IS CLAIMED IS:

1	1.	A data processing system comprising:			
2	1.	a bus system;			
3		a CPU connected to the bus system;			
4		a RAM connected to the bus system, the RAM being divided into pages, each			
5	page	having an execution flag;			
6		a memory manager configured to manage the pages of the RAM and permit CPU			
7	execu	tion of data on pages according to the execution flag;			
8		a program stored within at least one page of the RAM; and			
9		a program stack stored within at least one page the RAM,			
10		wherein the memory manager is configured to determine whether the program is			
11	susce	susceptible to buffer overflow attacks, and, if so, set the execution flag for program stack			
12	pages	of RAM to deny CPU execution of data on the program stack pages of RAM.			
1	2.	The data processing system of claim 1 wherein the memory manager and the CPU			
2	are co	onfigured to deny CPU execution of data by triggering a hardware interrupt.			
1	3.	The data processing system of claim 1 further comprising:			
2		a process structure table in data communication with the memory manager,			
3		wherein the memory manager comprises an annotation API,			
4		wherein the annotation API is configured to annotate within the process structure			
5	table t	the susceptibility of the program to buffer overflow attacks, and			
6		wherein the memory manager is configured to make the determination of			
7	susce	otibility to buffer overflow attacks with reference to the process structure table.			

RPS9-2000-0077US1 PATENT

1	4.	The data processing system of claim 2 further comprising:
2		a process structure table in data communication with the memory manager,
3		wherein the memory manager comprises an annotation API,
4		wherein the annotation API is configured to annotate within the process structure
5	table 1	the susceptibility of the program to buffer overflow attacks, and
6		wherein the memory manager is configured to make the determination of
7	susce	ptibility to buffer overflow attacks with reference to the process structure table.
1	5.	The data processing system of claim 1 further comprising:
2		a process structure table in data communication with the memory manager, and
3		an annotation program in data communication with the process structure table,
4		wherein the annotation program is configured to annotate within the process
5	structi	ure table the susceptibility of the program to buffer overflow attacks, and
6		wherein the memory manager is configured to make the determination of
7	suscep	otibility to buffer overflow attacks with reference to the process structure table.
1	6.	The data processing system of claim 3 wherein the program is configured to call
2	the an	notation API if the program is susceptible to buffer overflow attacks,
3		the memory manager is configured to determine susceptibility upon a request to

allocate an additional page of RAM for the program.

RPS9-2000-0077US1 PATENT

1	7. The data processing system of claim 4 wherein the program is configured to c			
2	the annotation API if the program is susceptible to buffer overflow attacks,			
3	the memory manager is configured to determine susceptibility upon a request			
4	allocate an additional page of RAM for the program.			
1	8. The data processing system of claim 5 wherein the program is configured to c			
2	the annotation program if the program is susceptible to buffer overflow attacks,			
3	the memory manager is configured to determine susceptibility upon a request			
4	allocate an additional page of RAM for the program.			

A computer program product in a computer-readable medium adapted to prevent
 buffer overflow attacks comprising:

a memory manager code comprising a set of codes operable to direct a data processing system to manage a set of pages within a RAM of the data processing system and to permit a CPU of the data processing system to execute data on pages according to an execution flag on each of the set of pages;

an application program code comprising a set of codes operable to direct a data processing system to request the memory manager code to establish a program stack within at least one page the RAM; and

a susceptibility code comprising a set of codes operable to direct a data processing system to determine whether the application program code is susceptible to buffer overflow attacks, and, if so, set the execution flag for the program stack pages to deny CPU execution of data on the program stack pages.

- 10. The computer program product of claim 9 wherein the memory manager code further comprises a set of codes operable to direct a data processing system to deny CPU execution of data by triggering a hardware interrupt.
- 11. The computer program product of claim 9 further comprising:

a process structure table code comprising a set of codes operable to direct a data processing system to establish and maintain a process structure table code in data communication with the memory manager code and to annotate within the process structure table the susceptibility of the application program code to buffer overflow attacks,

wherein the memory manager code further comprises codes operable to direct a data processing system to make the determination of susceptibility to buffer overflow attacks with reference to the process structure table.

12. The computer program product of claim 10 further comprising:

a process structure table code comprising a set of codes operable to direct a data processing system to establish and maintain a process structure table code in data communication with the memory manager code and to annotate within the process structure table the susceptibility of the application program code to buffer overflow attacks,

wherein the memory manager code further comprises codes operable to direct a data processing system to make the determination of susceptibility to buffer overflow attacks with reference to the process structure table.

- 13. The computer program product of claim 11 wherein the memory manager code comprises the process structure table code as an API.
- 14. The computer program product of claim 12 wherein the memory manager code comprises the process structure table code as an API.
- 15. The computer program product of claim 11 wherein the application program code further comprises a set of codes operable to direct a data processing system to call the process structure table code the application program code is susceptible to buffer overflow attacks, and

the memory manager code further comprises a set of codes operable to direct a data processing system to determine susceptibility upon receipt of a request to allocate an additional page of RAM for the application program code.

16. The computer program product of claim 14 wherein the application program code further comprises a set of codes operable to direct a data processing system to call the process structure table code the application program code is susceptible to buffer overflow attacks, and

the memory manager code further comprises a set of codes operable to direct a data processing system to determine susceptibility upon receipt of a request to allocate an additional page of RAM for the application program code.

17. The computer program product of claim 13 wherein the application program code further comprises a set of codes operable to direct a data processing system to call the process structure table code the application program code is susceptible to buffer overflow attacks, and

the memory manager code further comprises a set of codes operable to direct a data processing system to determine susceptibility upon receipt of a request to allocate an additional page of RAM for the application program code.

RPS9-2000-0077US1 PATENT

1	18.	18. A method for handling buffer overflow attacks against an application program			
2	runni	running on a data processing system, having a CPU and a RAM divided into pages, the			
3	method comprising the steps of:				
4		designating an execution flag for each page of RAM allocated to a stack of the			
5	applic	cation program;			
6		permitting CPU execution of data on pages of RAM according to the execution			
7	flag;				
8		determining whether the application program is susceptible to buffer overflow			
9	attack	cs; and			
10		if the application program is susceptible to buffer overflow attacks, setting the			
11	execu	tion flag as to the pages of RAM allocated to the stack of the application program			
12	to pro	to prohibit execution.			
1	19.	The method of claim 18 wherein step of permitting CPU execution comprises the			
2	steps	of:			
3		examining the execution flag on the page of RAM;			
4	if the execution flag is not set, triggering a hardware interrupt; and				
5		otherwise executing the data on the page.			
1	20.	The method of claim 18 further comprising the steps of:			
2		establishing a process structure table;			
3		maintaining the process structure table by annotating within the process structure			
4	table	the susceptibility of the application program to buffer overflow attacks,			
5	wherein the step of determining susceptibility to buffer overflow attacks is made				
6	:41	reference to the process structure table.			

RPS9-2000-0077US1 PATENT

1	21.	The method of claim 19 further comprising the steps of:
2		establishing a process structure table;
3		maintaining the process structure table by annotating within the process structure
4	table 1	the susceptibility of the application program to buffer overflow attacks,
5		wherein the step of determining susceptibility to buffer overflow attacks is made
6	with r	reference to the process structure table.
1	22.	The method according to claim 20 wherein the step of maintaining the process
2	struct	ure table is done once at the beginning of execution of the application program, and
3		the step of determining susceptibility is performed upon each receipt of a request
4	to allo	ocate an additional page of RAM for the application program code.
1	23.	The method according to claim 21 wherein the step of maintaining the process
2	struct	ure table is done once at the beginning of execution of the application program, and
3		the step of determining susceptibility is performed upon each receipt of a request
4	to allo	ocate an additional page of RAM for the application program code.
1	24.	The method according to claim 22 wherein request to allocate an additional page
2	of RA	M is a request to allocate the additional page of RAM for the stack.
1	25.	The method according to claim 23 wherein request to allocate an additional page

of RAM is a request to allocate the additional page of RAM for the stack.

10

# SYSTEM AND METHOD FOR PREVENTION OF BUFFER OVERFLOW INTRUSIONS

#### ABSTRACT OF THE DISCLOSURE

Disclosed as a system and method for providing enhanced security to processes running on a data processing system. The disclosed system and method selectively revokes execute privileges from memory pages being used for stacks of susceptible processes running on the data processing system. By selectively resetting execute privileges on a per page and per process basis, the system and method maintains system performance and provides enhanced security to processes running on the data processing system.

::ODMA\PCDOCS\HOUSTON\_1\456599\4 1094:7047-P140US

I hereby certify that this correspondence is being deposited with the United States Postal Service as Express Mail in an envelope addressed to Assistant Commissioner of Patents, Washington, DC 20231 on November 8, 2000

EXPRESS MAIL LABEL: EJ207756280US

Amirah Scarborough

Name of Person Mailing Document

Signature of Person Mailing Document









Fig. 1














## DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled

#### SYSTEM AND METHOD FOR PREVENTION OF BUFFER OVERFLOW INTRUSIONS

the spe	ecincation of which:	(cneck one)			
XXX	is attached hereto				
XXX					
	as Application Sei and was amended	rial No d on	(if applicable).		
		e reviewed and underst nended by any amendme		of the above identified specification, e.	
	owledge the duty to ance with 37 CFR 1		rhich is material to t	the patentability of this application in	
invento	r's certificate listed		ntified below any fore	y foreign application(s) for patent or ign application for patent or inventor's f which is claimed:	
Prior Fo	oreign Application(s	):		Priority Claimed	
(Numbe	er)	(Country)	(Filing Date)	YesNo	
I hereb listed b listed p acknow 37 CFI	by claim the benefit below and, insofar a brior United States vledge the duty to	of United States priority s the subject matter of e application in the mar disclose information ma arred between the filing	y under 35 USC 12 each of the claims of nner provided by th terial to the patenta	0 of any United States application(s) this application is not disclosed in a se first paragraph of 35 USC 112, bility of this application as defined in application and the national or PCT	
(Application	ation Serial #)	(Filing Date)		(Status)	
				are true and that all statements made ese statements were made with the	

on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under 18 USC 1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

POWER OF ATTORNEY: As a named inventor, I hereby appoint the following attorneys and/or agents to prosecute this application and transact all business in the Patent and Trademark Office connected therewith.

H. St. Julian Reg. No. 30,329
John D. Flynn Reg. No. 35,137
George Grosser Reg. No. 25,629
J. Bruce Schelkopf Reg. No. 43,901
Martin J. McKinley Reg. No. 31,782
Customer No.: 25299

Send correspondence to John D. Flynn, IBM Corp., Personal Systems Group Legal Dept., Dept. 9CCA/Bldg. 002-2, Research Triangle Park, NC 27709 and direct all telephone calls to John D. Flynn at (919) 543-4710

DATE: Nov 6, 2000

FULL NAME OF INVENTOR: Rogen Kenneth Abrams

INVENTOR'S SIGNATURE: 1 Cogn Kenneth Warm

RESIDENCE: 112 N. East Street, Raleigh, North Carolina ,27601-1112

CITIZENSHIP: United States of America

POST OFFICE ADDRESS: same as residence